Hi,
Ok, so the clock frequency is correct. The IMAGEON board uses embedded syncs so it is expected that VSYNC and HSYNC are inactive. Did you configure the device for embedded sync mode and also used a core that generates embedded sync signals on the FPGA side? Is your design and your devicetree based on the ADI design/devicetree for ZED board + IMAGEON?
- Lars