Clik here to view.
Re: I have a problem with Video in out kit 561
Hi,I fill in the missing chroma information in here: j = 0; // Make a copy of Cb and Cr components // and retrieve the...
View ArticleRe: ADV7611: HDMI input signal is not detecting
1) Below the register settings are followed for configure the ADV7611 base, HDMI Receiver(ADV7611) Register...
View ArticleRe: AD9954 modulate issue
Hi Louijie,it exhibit more spur within the spectrum.if baseband board and DDS clock must be synchronous?
View ArticleRe: AD8302 Phase error measurement
Dear Mr.Joel Thank you very much for your support.I checked the stand-alone feature.sorry I couldn't show actual data.It is good shape except 80 to 100 deg.I beleve around 90 deg is best shape....
View ArticleClik here to view.
Re: My DSP/DAC Project
Thanks for the heads up Yagami... I have 2 choices I guessKeep on current path and change some register settings and no other changes required...DSP1 OUT:To DSP2CH 0-2 TDM4CH 4- DisabledTo DSP3CH 5-7...
View ArticleRe: ADV7511W Video Troubleshooting
Digging through the various edid info I've collected from 4 TVs. Attempting to send CEA format 4 (720p). Chip reports detected VIC of 4 and sent to rx of 4. I double checked the CEA spec to ensure my...
View ArticleRe: ADE 7880 no-load conditions
Hi Heimo Thanks for sharing that info! As I said earlier, I am currently working on an alternate recommendation and I will get back to you within Wednesday ( 04/02/2014). Let me know if you need to...
View ArticleRe: what's the difference between the application for sigma studio version of...
Hi Deepac,The back channel in my project doesn't work,so I use the debug information instead.As shown below is the code and some debug information in my project. CYCLES_START(oCycleCntStats); /*...
View ArticleWhat is the BF60x max Link Port clock frequency?
Hello:What is the BF60x max Link Port clock frequency? I found two seemingly conflicting statements in the BF60x data sheet rev. A dated February 2014. According to Table 17 on page 53, max LP...
View ArticleRe: ADE7758 fires continously Interupts
Hi sommer 15 out of 75 parts is really a high percentage of failures. I am sorry that you are experiencing such issues but I will help you along the way in resolving this. Like dBC mentioned, for very...
View Article给的例子怎么有错误啊
hdmi.h 中的 #define ADMA_BASEADDR XPAR_AXI_DMA_SPDIF_BASEADDR XPAR_AXI_DMA_SPDIF_BASEADDR 没给地址
View ArticleSoftware breakpoint warning when trying to upload program??
hi Craig,cont....from "Blackfin linker out of memory"I am getting this new error!!"Warning! A Software breakpoint is being placed at address 0x**********. This could either be an explicit...
View ArticleRe: CN0332: Magnetoresistive (MR) Rotational Speed Sensor
Hi can i use this to sense the AC fan motor rotational speed?
View ArticleRe: what's the difference between the application for sigma studio version of...
Additionally,in my normal code of project codes like CYCLES_PRINT(oCycleCntStats); is disable,and not any information will be printed onto console dialog.Regards,Liang
View ArticleTx power monitor damages tx/rx signal
This supposed to be a reply to this tread http://ez.analog.com/message/136724 but on some reason neither my collegs nor myself are able to submit replies to that. We are getting back a error message...
View Articledata size of ADV202 is bigger than expected
When we use ADV202 for JEPG2000 compression with the following code:write_ADV202_indirect(0x00057F08, 0x01000D00) We expect the size of the output image to be around 3328 bytes, but sometimes we get...
View ArticleRe: Software Module/Code Example for OSD and SCALING algorithms
Hi Punarva, Thank you Regards,Meir
View ArticleAD8432 - Where can I get the NF vs frequency graph?
Dear SupporterRefering to the AD8432 data sheet, there is a no graph of the NF versus frequency.Can we get NF versus Frequency from 1 KHz to 10 MHz?.ThanksFreddy
View ArticleADF4351 - Band select clock mode Reg 3 and Reg 4 limited to 244?
Dear SupporterFrom the ADF4351 data sheet, reg 3 - Band Select Clock Mode - the value of the band select clock divider must be less than or equal to 254.This note is found for reg 3 but not for reg 4....
View Article