Hi AdrianC,
After changed the FCLK_CLK3 to 30 MHz and it is not useful , but I found the new code which is HDL code(2014.2) and it could be solved this problem.
Thank you for your help these days !
PS: The clock is change to 30.303MHz
↧
Channel:
EngineerZone: Message List
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: EngineerZone: Message List
- Channel Number: 21530339
- Language: English
- Registered On: July 4, 2013, 12:45 am
- Number of Articles: 26156
- Latest Snapshot: August 27, 2018, 5:49 am
- RSS URL: http://ez.analog.com/community/feeds/messages?rssusername=cklooi
- Publisher: https://ez.analog.com/?view=discussions
- Description: Most recent forum messages
- Catalog: //engineerzone37.rssing.com/catalog.php?indx=21530339
© 2025 //www.rssing.com